Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSDC File rules for Synchronizers
Hello All, I feel like this question has been asked before but I must not be searching for the right keywords. Do here it goes again: I have two clock domains in my design. One is the main sy...
Altera_ForumHonored Contributor
Honored ContributorI like the component approach. What would I put in my HDL-embedded sc though? Clock groups?
