Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSDC - What clock should the input pin be relative to?
Hello, signal_x in an input pin to my FPGA. signal_x is synchronous to clock_x which is also an input pin. clock_x drives a pll input and becomes pll_clock_x. pll_clock_x is pha...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- OK, I'll try that. Should I change something in the SDC file after doing so ? --- Quote End --- no sdc stays as TQ knows what the relations are.
