Altera_ForumHonored Contributor18 years agosame constraint, different compiling time My system has 360 input signal and need to be constraint as clock. I use the following two method to create clock: method 1: create_clock -name {FREQMeasure_ChannleIn} -period 10000.000 -wave...Show More
Recent DiscussionsInterfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IPInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!