RTL Simulation of Simple AND Gate Error?

I am using Quartus II Web Edition ver. 13. I am just starting out. I am trying to simulate the following VHDL code: -- Copyright (C) 1991-2013 Altera Corporation -- Your use of Altera Corporation's...