Forum Discussion

Honored Contributor

8 years ago

RTL module+OpenCL-top file synth .v from .cl can't find clock,resetn,AvalonST signals

Hi, I'm trying to get a customised FFT1D example working. Basically it is the same as the example fft1d from the library, except I am adding in an RTL module which executes an XOR function. The...

multiple-attachments.zip1 KB

Altera_Forum

Honored Contributor

8 years ago

I have never personally done this, but Altera has a library design example here:

https://www.altera.com/support/support-resources/design-examples/design-software/opencl/library-design-example.html

You can take a look at the example and see if you can fix the problem by imitating what is done by Altera.

Forum Discussion

RTL module+OpenCL-top file synth .v from .cl can't find clock,resetn,AvalonST signals

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5