Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorRidiculous interconnect timing between related clocks
I'm trying to finalize a design in an Arria 10, using Quartus Prime Pro 16.1 , where a signal is passed from a global clock to a related peripheral clock of the same frequency (they are both derived ...
Altera_ForumHonored Contributor
Honored ContributorIf the clocks for source and destination have the same properties, is there reason why you're using two different clock domains? Passing from a global to a periphery clock resource is always going to cause a skew issue.
