Altera_ForumHonored Contributor8 years agoRequest for a verification code example in VerilogThis is solved. Thanks
Recent Discussionssetup and hold time with set_input_delayQuartus 26.1 type inheritance bug.Typedef inheritance in nested modulesPossible Quartus 24.1 bug?TimeQuest User Guide
Honored ContributorHonored ContributorHonored Contributor
