Forum Discussion

PFour2's avatar
PFour2
Icon for New Contributor rankNew Contributor
6 years ago

Reference Clock/InClock for the LVDS SERDES I/OPLL in the Arria 10 on Quartus 18.1

Hello, I am working on Quartus Pro 18.1 with an Arria 10. In the design I need to use, as a tranceiver, a LVDS SERDES IP for 18 channels in the Bank 3A. The problem I have is in regard of the Refe...
SreekumarR_G_Intel's avatar
SreekumarR_G_Intel
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Hello ,

Sorry , I didnt notice your reply ..

Answer to your question,, Yes It is to reduce the jitter error , Quartus tool is intelligent enough to calculate take the preventive measure during fitter.

About the external PLL , yes you are correct .It will instantiate the same PLL as one it creates internally.but only difference is you can constraint the PLL in qsf based on your design.

Kindly let me know if you have any questions /concern ?

Thank you ,

Regards,

Sree