Forum Discussion

MDARG's avatar
MDARG
Icon for New Contributor rankNew Contributor
6 years ago

Receiving clock buffer error when compiling in Quartus Prime

Hi, for my design I'm using the Intel Transceiver PHY IP Core which I connected to an Ethernet PHY. The 625 MHz input tx_serial_clk for the Transceiver PHY is generated by the Transceiver ATX PLL, w...