Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Reading output signals feature in VHDL-2008 & Quartus

I have issue with reading outputs in VHDL-2008 code with Quartus. I made simple example which reads output signals inside process. Then i set VHDL standard to VHDL-2008 (in file properties as well as...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

The VHDL 2008 setting in Quartus might be understood as full support of the new language features. But apparently it isn't so.

Quartus help lists a number of explicitely supported VHDL features. Other features like the said one are apparently unsupported.

--- Quote End ---

==> It would be nice if Altera was to get going and provide full support for VHDL 2008. This feature is not supported. One way to see which features are supported is to browse the templates available for VHDL full designs, and you will see the various features in VHDL 2008 that are supported by Altera explicity showing designs with these features.