Forum Discussion
Altera_Forum
Honored Contributor
15 years agoThe whole point with the type system in VHDL is that things like integer do not have individual bits that you can access. For doing that, use unsigned/signed types instead.
The whole point with the type system in VHDL is that things like integer do not have individual bits that you can access. For doing that, use unsigned/signed types instead.