Altera_ForumHonored Contributor13 years agore: VHDL/verilog code to resize an image hye people I have displayed the image on vga monitor(640x480) using verilog code by using xilinx ISE 8.2i and video starter kit that is powered by virtex 4. But now Iam not able to resize the imag...Show More
Altera_ForumHonored Contributor13 years agothis is an altera forum. I suggest trying over at the xilinx forum.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?