RAM/ROM uninferred due to asynchorous read logic

I am excepting the following LUT to be inferred as RAM/ROM, so the synthesis time can be reduced (since the LUT below is quite large, and there are several other LUT's in the code). Are there any set...