Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

RAM logic not inferred

I am running a design on Quartus and it says for 18 of my instances that it cannot infer RAM logic,what could be the possible reason ?? Here is the message it shows: Info: Found 18 instances...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Yes using another registered variable on address input or data output solves the problem. But it implies an additional clock cycle of pipelining. I couldn't see easily from the code, if the RAM data would be read in time then.