Questions about instantiation of PLL in QII14.1&QII15.0

Question

We can't use MegaWizard directly in new QII version (such as QII14.1&15.0), and the there is big different between new MegaWizard and old one. For me, I used one PLL to generate a spetial genertated clock, which is used to emulated random pulses (for example: 419/2100, the generated clock will have 419 possibilities phase difference compare with the input clock). So i need set a specal multiply factor and divide factor in the megawizard.

However, I can't find where to set those factor in megawizrd when update my QII to QII14.1 or 15.0. My question is can we implement PLL like old version does?

altera_forum · Answer

Hi, per my understanding, the megawizard had been replaced by IP catalog from QII 14.0 onwards.

You can refer to the QII handbook for how to instantiate the IP that you wish to use.

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/qts/quartusii_handbook.pdf

altera_forum · Answer

--- Quote Start ---

Hi, per my understanding, the megawizard had been replaced by IP catalog from QII 14.0 onwards.

You can refer to the QII handbook for how to instantiate the IP that you wish to use.

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/qts/quartusii_handbook.pdf

--- Quote End ---

Hi irish,

Thanks for you reply!

I know how to instantiate PLL in new QII. My question is that i can't instantiate PLL like past i did, such as doing in QII12.1. In QII12.1, i can implement PLL with input 100MHz, and setting multiply factor to 419, divide factor to 2100.

Forum Discussion

Questions about instantiation of PLL in QII14.1&QII15.0

2 Replies

Recent Discussions

Fitter stalls on "Advanced Physical Optimization" on Windows 10

NIOS V Sysnthesis Fails with Quartus 25.1 Lite

Known issues in Quartus Standard 18.0

Minimum pulse width violation on EMIF-HPS

CDC violations from DCFIFO