Question regarding to PLL of Cyclone IV

There is a 40MHZ master clock in my system and I am using this master clock to generate a 160MHZ to capture the incoming data. The problem is sometimes I can capture the right data but sometime...