Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Question about Quartus Compilation

Hi everyone I am working on a FPGA project using Stratix ii family. When compiling my project, the software automatically using DSP block to map some parts of the project. Now I do not want th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

You also might want to set "maximum DSP block usage" to 0.

--- Quote End ---

Thanks Tricky， I followed your step turning the "Auto DSP Block Replacement" to off and "Maximun DSP Block Usage" to zero, but it doesn't work. The compilation still used the DSP BLOCK. Did I miss anything？