Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Question about Quartus Compilation

Hi everyone I am working on a FPGA project using Stratix ii family. When compiling my project, the software automatically using DSP block to map some parts of the project. Now I do not want th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

What are the reasons for this? the DSP blocks give superior performance over logic generated multipliers.

In assignments -> settings -> Analysis and synthesis settings -> more settings -> auto DSP block replacement

Set to off and see if this helps.