Quartus synthesis constrain

Hi, In my project, the following code was to delay the data, I want to use the logic elements to implement in fpga, but the Quartus automatically use altshift_taps to implement which will cost...