Quartus show only dumber's incomplete view

The problem would be clear if you don't ignore the synthesis warnings given by Quartus:

--- Quote Start ---

Critical Warning (10237): Verilog HDL warning at test_grammar.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead

--- Quote End ---