Forum Discussion

New Contributor

7 years ago

Quartus Programmer long programming time when ISP clamp feature is used

Hi, I am using an MAX10 8k FPGA. Programming that device with a pof-file usually takes a few seconds. Now I tried to use the ISP clamp feature to force one of the pins to a known level during progra...

Vicky1

Regular Contributor

7 years ago

Hi Andi,

Can you please provide the following details so that we can replicate the issue?

Quartus Edition & Version
Development/Evaluation Kit used
Any IP used in design

Have you taken care of all the steps given in following link,

https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an630.pdf

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

Forum Discussion

Quartus Programmer long programming time when ISP clamp feature is used

Recent Discussions

USB-BlasterII mounts as "USB-Blaster variant"

Duplicate_hierarchy_depth / duplicate_register

Quartus messages web search goes to Intel

how to reduce clock skew between synchronous clock

Quartus - Users getting license Notification with new license applied