Forum Discussion

VROGE2's avatar
VROGE2
Icon for Occasional Contributor rankOccasional Contributor
6 years ago
Solved

Quartus Prime Lite Quitting Unexpectedly During Fitter

I am trying to integrate UART (RS-232 Serial Port) Intel FPGA IP into my project on a DE10-Nano with a Cyclone V SoC. I have followed the CVSOV UART example from the design store and I have gotten to...
  • VROGE2's avatar
    VROGE2
    6 years ago

    I was able to get the project to compile after decreasing the total memory size in the On-chip Memory IP in platform designer. I decreased the memory from about 130000 bytes to 100000 bytes and this seemed to work.

    Van

AnandRaj_S_Intel's avatar
AnandRaj_S_Intel
Icon for Regular Contributor rankRegular Contributor
6 years ago

Hi Van,

Try by deleting incremental_db & db folders.

Also close all the application running.

Regenerate the platform designer system and integrate on top and compile.

Also do share your design.

Regards

Anand

VROGE2's avatar
VROGE2
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

I have gotten approval and have modified my original code to replace the proprietary sections with a counter. I still get the same error during the compilation

  • AnandRaj_S_Intel's avatar
    AnandRaj_S_Intel
    Icon for Regular Contributor rankRegular Contributor
    6 years ago

    Hi,

    Not able to replicate the scenario with the project above.

    Try by deleting incremental_db & db folders. also check original code.

    Regards

    Anand

  • VROGE2's avatar
    VROGE2
    Icon for Occasional Contributor rankOccasional Contributor
    6 years ago

    With that same project I still get the same error as shown below. To be sure I re downloaded the project from the file I posted above. I have deleted the db and incremental_db and I have tried compiling with no other programs running in the background. The only thing that I have been able to do to stop this error from happening is to comment out line 18 in the top level V file or to go into the platform designer in the on chip memory module under memory initialization and un-check "Enable non-default initialization file" and "Initialize memory content". My assumption is that in order for the UART IP to work I need those two boxes to be checked. Is that assumption correct? Could there be any potential problems in where I have it saved or possibly my compilation settings as well? We are running the same version of quartus.

    Van