Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Quartus II Web Edition 10.0 SP1 : EDA Gatele level simulation

Hello, I'm new with the ModelSim-Altera (i' known well Max+Plus II and the embedded version of simulation in the previous version of Quartus). I have readed Quartus Handbook and Hel...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi EON

I ran into the same problem today. Turned out I had to set the Test Bench settings right. In

  • Use test bench to perform VHDL timing simulation : on

  • Design instance name in test bench : selector

Change your Design instance name to inst_selector.

This worked for me, hope it'll work for you.

Patrice