Quartus II Compilation of Encrypted Verilog Files

Hi All,

We are trying to compile for synthesis an encrypted module together with our unencrypted system verilog. The encrypted module was created in VCS. It is of the file type .svp. I am unsure whether Quartus supports this feature. We are currently using Quartus 12.1.

Thanks!