Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Quartus II & Max7000 Jtag Issues

Hi I've what I thought was an easy Project in designing some logic for a EPM7128SLC Device. This is so I can use the logic to test a PCB I'm repairing. After Installing Quartus II (Web Version...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Is this a pretty old design? I suspect you have a design which relied on a stand alone programmer to configure the CPLD before it was assembled onto the PCB. MAX7000S devices could be programmed using a number of different programmers, made by both Altera and third parties. If the JTAG pins have been put to use as part of the original design then, I suspect, the device was originally programmed in such a manner.

Refer to the, pretty ancient, "altera programming hardware (http://www.altera.com/literature/ds/dspghd.pdf)" document.

Cheers,

Alex