Altera_ForumHonored Contributor13 years agoQuartus eliminates intermediate signal causing an overflow. I have the following code: input signed b; input signed c; input signed d; output signed e; wire signed f; assign f = b*c/d; assign e = f I believe that Quartus is eliminating f and rep...Show More
Recent DiscussionsMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verification