Altera_ForumHonored Contributor13 years agoQuartus eliminates intermediate signal causing an overflow. I have the following code: input signed b; input signed c; input signed d; output signed e; wire signed f; assign f = b*c/d; assign e = f I believe that Quartus is eliminating f and rep...Show More
Recent DiscussionsDocker image for Quartus Pro 26.1 missing ?Quartus did not startTiming analysis - long combinational pathtiming violation fixIssues with downloading