Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Quartus eliminates intermediate signal causing an overflow.

I have the following code: input signed b; input signed c; input signed d; output signed e; wire signed f; assign f = b*c/d; assign e = f I believe that Quartus is eliminating f and rep...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

If I make f an output rather than just a wire, Quartus does not eliminate it and the operation is performed correctly. Is there some way to get Quartus to not eliminate f without making f an output?

--- Quote End ---

When you say you made f an output and got the correct result, do you mean that you only made the lower 14 bits f[13:0] the output or the output was the full 'f'? Picking off only the lower bits for output would be equivalent, outputting the full f would not.

Kevin Jennings