Forum Discussion

Contributor

4 years ago

Quartus allows redundant overloaded functions in VHDL without a compiler error ??

I have a question on why does Quartus allow redundant overloaded functions to be compiled without raising an error condition. An example overloaded illegal redeclaration in a VHDL package is shown...

James_B

Contributor

4 years ago

Nurina,

I am wondering if you had a chance to run the example design that I posted on GitHub of the overloaded VHDL example.

If there is something additional that you would like to see please let me know.

Thanks. James

Forum Discussion

Quartus allows redundant overloaded functions in VHDL without a compiler error ??

Recent Discussions

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus Eda_Writer keeps crashing

Failing IO buffer

Floating point operation on Cyclone 10 GX

Quartus/Signaltap complains about wrong version