Quartus allows redundant overloaded functions in VHDL without a compiler error ??

I have a question on why does Quartus allow redundant overloaded functions to be compiled without raising an error condition. An example overloaded illegal redeclaration in a VHDL package is shown...