Quartus 13.1 and Mentor Verification IP Altera Edition

Hi, I tried to make a simulation with our Cyclone V SX SoC Design which is based on the GSRD design from rocketboards/altera. So I generate with Qsys an testbench and when I am trying to start the...