Forum Discussion
Altera_Forum
Honored Contributor
11 years agoQSYS flattens our design hierarchy
Hi all, We are migrating from Xilinx to Altera and so far everything is running ok. As an alternative to Xilinx IP-integrator, we've now moved to QSYS. Here we get problems. First issue: I...
Altera_Forum
Honored Contributor
11 years agoThanks!
So I managed to get the files in a seperate directory usingadd_fileset_file .//.vhd VHDL PATH /.vhd That solves issue# 1 Issue# 2 is still there: all files are compiled into one library. I have tried the following: - change the value
. Which is probably a stupid idea :oops:set %libraryName% "TstoUdp" - do a TCL replace action using "get_qip_strings" and "set_qip_strings". But is seems get_qip_strings does not work and that set_qip_strings can only be used to add extra strings, not to replace or change existing ones.