Altera_ForumHonored Contributor14 years agoQsys-DDR2_SDRAM Configuration Hi, I´m new in the IP Core design. I`m using a Cyclone III 3C120 Development Board and now I want to design an IP Core with the following parts: clock source, Nios II Processor, Character LCD, ...Show More
Recent DiscussionsUSB-BlasterII mounts as "USB-Blaster variant"Duplicate_hierarchy_depth / duplicate_registerQuartus messages web search goes to IntelSolvedhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license applied