QII 8.0SP1 gives Error 10028 with SystemVerilog using modport

Hi All, I am trying to synthesize several SystemVerilog modules that declare interfaces and then use them to connect to each other. One interface module shows Error 10028 : Can't resolve m...