Problem with Qsys when creating PIO

I am beginning to create a hardware with Qsys. The system that I want to create has 4 ports: clk(input), reset(input), a1(input), a2(output). I added a nios processor, a on-chip memory, a jtag u...