Problem with Clocks

Hi all, I have following problem. I hafe two clocks on FPGA input, lets say A and B. They are exactly the same and go through PLLs. Clock A feeds a queue which provides data to two registers RA...