Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Problem with asynchronous FSM - VHDL

I have a problem with implementation of finite state machine, which is responsible for detection of motor direction based on signals from HALL sensors. The system has three inputs (HALL1, HALL2, HALL...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You can't infer a register with two edges.

I wouldn't advice you to go without clock.

You need a faster clock that can cover both edge of your square signal. Then you can use the rise/fall of your square signal as clock enable.