Problem with ALTPLL

I use a ATLPLL IP In my design. This PLL has one input clock and one output clock. The input clock is 62.5MHz. The PLL outputs an inverted clock. I expected the clock max skew from inclk0(62.5MH...