Forum Discussion
Altera_Forum
Honored Contributor
10 years agoI am not familiar with the SRAM, but I found this example: http://pentevo.googlecode.com/svn/fpga/tests/test_dram/sram_control.v
There the SRAM is controlled with a three cycle write. Might it be that you require the same?