Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Problem witch implementing big automaton

Hi! I have serious problem with implementing big automaton in VHDL (it has about 77250 states). When i try complie project in Quartus, everytime i get an error "Out of memory in module quartus_map...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

if your state machine code example above is all you want to do then put the

fail_edge <= '0'; at top only as default and don't repeat it. then all you need is set the counter to required value:

when 0 => count <= 1

when 1 => count <= 23

and so on...