Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

problem in signaltap

Hello friends,

I'm a newbe in signaltap tool in Quartus II. I can configure the signaltap to see input/output pins changes.

But when I want to see the changes of registers of my design, it just shows '0' value without change and also one warning is added to the critical warnings:

Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 1 of its 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins. There were 0 illegal, 0 inaccessible, and 26 missing sources or connections.

would you please help me?

Thanks in advance.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    hi there,

    seems like the register you intended to monitor in SignalTap has been optimized "away" by the compiler (in fact the register is not really missing, but not referenced to by the name you think it is...). Thus the signal content cannot be shown in SignalTap. Nevertheless this is just (my) good guess based on the information given.

    To be sure the best would be to archive the Project and add it to the thread to check this...