Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Probem in a state machine code

Hi, I'm new in VHDL and I have a problem with this code: The problem is that when I program it on The FPGA, even when SW(4) is equal to 0, LEDR(0) is equal to 1. And It stays on this state even...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

if there was a syntax error, it would be obvious.

Have you got the clock connected?

--- Quote End ---

Yes, the clock is connected.