Altera_ForumHonored Contributor9 years agoPrevent instantiation of clock driver Hi all, to debug a design I have routed several clock signals to FPGA output pins (so that I can measure them). As a consequence, the compilation failed, because the fitter could not place one ...Show More
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer