Altera_ForumHonored Contributor9 years agoPrevent instantiation of clock driver Hi all, to debug a design I have routed several clock signals to FPGA output pins (so that I can measure them). As a consequence, the compilation failed, because the fitter could not place one ...Show More
Recent DiscussionsFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial valueRecommendations for Quartus Prime File Cloud Storage