Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

PowePlay. I/O power and core static power

I'm trying to understand how PowerPlay works. I use Quartus 10.1 sp1. I have two projects (A and B) that execute exactly the same task. These projects are implemented on the same F...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Still digging into the report files.

I found a significant difference in th power dissipated by the ignal 'clk~inputclkctrl' indicated as a clock control block.

Is there anybody that knows which is the function of this block/signal?

I'm guessing that the circuit A thahas less FF dissiates less power on the clock signal w.r.t. circuit B. Everything would be fine ifthe power dissipated by the clock would be reported in some way as I/O power.

What do you think?