Post synthesis analysis

Hi all, I put in Quartus a vhdl module that was previously in a VHDL testbench placed into a Modelsim project; I created the .vho file; now I have to put it into the testbench again, so I hav...