Plsease urgent help in VHDL arrays

red <= colour_schemes[{scheme,2'd3}][3:0] this is a peace of verilog code n i wanna know how to do this in vhdl ? note: red is std_logic_vector(3 downto 0) colour schemes is an ar...