PLL Reconfiguration Timing Constraint

Hi, I have a question on the PLL timing constraint when working with Cyclone V Pll reconfiguration. In my case, I have the PLL output 2 different frequency, 1 is 10MHz and the other is 300MH...