Altera_ForumHonored Contributor16 years agoPLL reconfiguration & NCVHDL Dear all, I have difficulties to simulate my design for a PLL reconfiguration. I followed the procedure by implementing a wrapper around the PLL and PLL reconfig. Problem is that during simu...Show More
Recent DiscussionsInterfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IPInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!