Forum Discussion

Honored Contributor

14 years ago

PLL dedicated clock outputs

I have got the following message. Warning (15064): PLL "Std_CycloneIV:inst|cpu_pll:the_cpu_pll|cpu_pll_altpll_6nm2:sd1|pll7" output port clk[2] feeds output pin "sram_clk~output" via non-dedic...

Altera_Forum

Honored Contributor

14 years ago

Is it the dedicated clock output for the specified PLL?

Forum Discussion

PLL dedicated clock outputs

Recent Discussions

Interfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IP

Invalid license key (inconsistent authentication code)

Regarding the issue of UFM not starting

ram retiming

Reset Release IP for Agilex needs Stratix 10 device files installed!