pll clock network delay

I am getting the following clock delays in timing analysis: Roughly 4 ns in routing clock from PLL to clock input of altsyncram. I am looking for suggestions on what I am doing wrong here. H...